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(2) Incremental test information is available as in the
normal test process of fabricated chips. In this case,
test vectors (or test) are applied only to the devices
that did not fail previously.

This paper considers reducing the cost of test application by permuting test vectors to improve their defect
for test reordering are developed
coverage. Algorithms
with the goal of minimizing
the test cost.
Best and
worst case bounds are established for the performance
of a reordered sequence compared to the original
sequence of test application.
SEMATECH
test data and
simulation
results are used throughout to illustrate
the
ideas.

(3) Full pass/fail information is available for every
vector of each test, and for each device. This information is expensive and collected only for a small number
of devices for failure mode analysis (FMA).

1

Test optimization based on item (1) includes test set
compaction techniques, such as reverse order test compaction [8]. Test compaction methods do not take into
account the likelihood of defects and may be subjected
to further optimization with the techniques presented
in this paper.

Introduction

The cost of VLSI testing can be divided into four
parts: test preparation, test execution, test silicon, and
test quality [12]. The decision about whether to adopt
design for test (DFT) can affect all the four parts, as
indeed, many other aspects of design and test. Previous cost analyses have primarily focused on the silicon cost and the benefits derivable from automation of
DFT [l, 3, 121. H owever, once the decision to adopt
DFT has been made and test vectors have been generated, test execution time remains as the only source
of test cost optimization.
We focus on this aspect of
optimization in this paper.
We call the failing vector of a defective device as the
test length of the device. An optimized test execution
should feature a short average test length. Efforts to
reduce the average test length can be classified according to how much actual tester data is available.
(1) No tester data is available. This is the case in
the early phase of the design cycle prior to fabrication.
Gate level design and chip layout information is available for test optimization.
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Other test data related to fault coverage and yield
modeling may be used to optimize the test as well.

Test optimization based on item (3) was proposed
in [6]. This method however, requires full knowledge of
defect occurrence probability and the relationship between modeled faults and physical defects. To acquire
this information, significant feedback is needed from
the manufacturing process. Special simulation tools,
such as yield simulator [111, may also be needed ,which
makes it difficult to accommodate the idea into commercial testers. The results may not be accurate since
there are potentially a huge number of defects and the
fault defect relationship can be complex.
In this paper we focus on test optimization based on
item (2) above. As normal testing proceeds, the tester
data provides valuable information about defect occurrence and coverage that can be exploited to improve
the efficiency of the test patterns. This information
is not available during early design cycle and, unlike
the FMA data, is routinely available during the production phase. Since it only requires the information
during normal test process, the method proposed in
this paper is much easier to implement in commercial
testers as compared to the method proposed in [6].

2

Test Cost

and Efficiency

We assume that the cost of testing a device is proportional to its test length. The execution cost of test
T is then closely related to the rising of the chip fallout
curve. To see this, assume there are N chips and the
test set consists of A4 vectors. Let Vi be the number
of vectors applied to chip i, i = 1 . ..N. For a good chip,
I$ = M and for a bad chip, 1 5 K < M. Let Fj be
the total number of chip failures up to and including
vector j, then the total test cost, ignoring the constant
of proportionality,
can be computed in two different
ways:
~v,=Y(N-F~)
i=l

(1)

j=O

where FO A 0. Each item in the summation corresponds to the N - Fj chips that have gone though the
j + 1 tests. The summation represents the area above
the test failure curve as shown in Figure 1. Hence we
also refer to the test failure curve as the test cost curve
and a reduction in the area above the cost curve would
translate into a reduction of test cost for test T.
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/
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3

Improving
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P(f) =

1 - (a.

f + 1)-b

(3)

Let the incremental defect coverage of vector vi be Afi
and of vector vi+1 be Afi+l. Let the probabilities of
new detection (of defective chips) for vector ZIPand vi+1
P(f +
be Pnew,i = P(f + &h) - P(f) and
Afi + Afi+l) - P( f + Afi) respectively. Then, by the
convexity property of Equation 3

Test cost area, variable part
__ __________--- -------------

Test Efficiency

Given test failure data with the original sequence of
test-vector application, in this section, we derive ways
of reordering the test vectors so as to produce a test
sequence with a higher efficiency. Further, we derive
lower and upper bounds of improvement in the cost
curve over the original sequence.
Assume that the number of defects occurring on
a chip follows a negative-binomial distribution
[lo].
Then the probability that a chip will fail at defect coverage f, following the work in [2], would be:

Test cost area, fixed part

-

.- _c* r'

pnew,i+l

&
Pnew,i > df f+nf-

. . .. . .. . .
012

tween the line y = FM and the x-axis, as shown in
Figure 1. The efficiency ranges between & (when all
defective parts fail at the last vector) and 1 (when all
defective parts fail right at the the first vector). For
the same test set, a high efficiency test would have a
chip failure curve with a sharp rise. Note that the test
efficiency is independent of the empirical yield.
We know that the cost curve depends on the defect
coverage and the defect occurrence probability. To simplify analysis, defects are often assumed to have equal
occurrence probability [2, 9, 131. Under this assumption, the cost curve would depend only on the defect
coverage.

j

Figure 1. The test failure curve as the test cost
curve. The cost area includes two parts: the
fixed part for the good chips, and the variable
part for the defective chips. The latter varies
for different order of test-vector application.

and
Pnew,i+l

. nfi+l

Thus, if vector ‘ui+r detects more failures than vector
vi (indicating pnew,i 5 pnew,i+r) then

-dp

dp
-4fi -c j-y
f+nfi
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dp
< df f+nf
1

df

Based on the test cost, we define the efficiency of a
test as:
E(T) = cg
4
(2)
M*FM
The efficiency corresponds to the area between x-axis
and the chip failure curve as a fraction of the area be-

. nfi
1

Vector
M

=

. Afi+1
f +nfi

i.e. vi+1 has more incremenTherefore, Afi < Afi+l,
tal defect coverage than vector vi and a swap of the
positions of vector ‘ui and ‘ui+r is justified. Note that
for the empirical values to converge to the true means,
a sufficiently large sample of tester data must be collected before attempting reordering of test vectors.

3.1

The Swap Algorithm

The Swap algorithm employs the idea just presented
for reordering of test vectors. Before stating the algorithm, we introduce the necessary definitions.
M, as before, is the number of vectors and Si is the
set of new defective chips that fail at vector vi in the
original sequence. Clearly, for i # j, Si II Sj = 4. Let
((Si) 1 be the number of elements in Si.
Si’s are the elements of interest in the following discussion. Define R = {&Ii = l...M}, then, associated
with each vector vi, there is a high bound set Hi G R
and a low bound set Li 2 R. Hi contains the Si’s denoting chips that can potentially
fail at vector vi. Li
contains the S’s denoting chips that must fail at vector
Vi.

At the beginning Hi = Li = { Si}.
X c 52 define function f(X) as:

For any set

(4)

fCx)=S,EX
x ICsi>l

which gives total number of chips in set X. Therefore
f(Hi)
gives the number of chips which can potentially
fail at vector vi and f(Li) gives the number of chips
which must fail at vector vi.
1. Initialization:

for i = 1 to M do
BEGIN
Hi = Li = {Si}

;

END
2. Swap Process:
for j = M - 1 downto

1 do

BEGIN
for i = 1 to j do
BEGIN
if f(Hi) < f(Li+l)
then
BEGIN
swap-vector(vi, Vi+l);
H$d

= H..

H; = HP”&

Hi+l;

Li = Li+l;
Li+l

= 4;

Hi+1

= H,fld;

END
END
END
Figure 2. The Swap Algorithm
The Swap algorithm (Figure 2) is based on comparing the values of f(Hi) and f(Li+l)
at each step. If
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f(Hi) < f(Li+l> th en vectors vi and vi+1 are swapped,
i.e. view = vi+1 and v,‘;“;U = vi. The condition for
swapping ensures that vrew will detect more defective
chips than the old vector vi.
After the swap, it is also necessary to adjust the
high and low bound sets associated with the swapped
vectors. The basic idea behind this adjustment is that
when a vector is swapped to appear earlier in the test
sequence, it is guaranteed still to fail all the defective
chips it did before the swap; in addition, it may fail
some (or all) of the defective chips failed by the other
vector. Hence the low bound set of vr?“+“‘;-’
is the empty
set 4; the low bound set of vrew and the high bound
remain unchanged; but the high bound set
set of vF$n+“;”
of v,T-ewis the union of the high bound sets of the two
vectors.
The Swap algorithm produces a new sequence of test
vectors. When this test sequence is applied to the same
chips again, the cost curve will rise more quickly than
the old sequence and will have a higher test efficiency.
The fault coverage curve for the new sequence is also
expected to rise faster as indicated by the simulation
results in section 4.
The Swap algorithm is similar to the bubble sort.
The only difference is that after each swap, the key
values for comparison are changed in the swap algorithm while in the bubble sort they remain the same.
This means the final sequence does not necessarily correspond to a sort according to the key values Si’s.
Example:
Assume we have a test sequence of 8
vectors (vi, 212,. ... us) with the incremental detections
of 6,13,5,9,10,2,3,4
chips respectively. For the first
inner loop, since f(H1) = 6, f(Lz) = 13, vector vi, 02
are swapped. Now HI = {Si,Sz}, L1 = (S2)and
Hz = {Sl}, La = 4. Next, vector vi in the 2nd
position is compared with the 3rd vector va. Since
now f(H2)
= 6 and f(L3)
= 5, no swap is made.
Then the 3rd and 4th vector are compared, as so
on. After the first round of the inner loop, the new
sequence would be vg , vi, ~4,215,us, 217,us, vs. In the
second round, vector vi in the 2nd position, is first
swapped with 214,then compared and swapped with
215.No other changes are made thereafter and the final
sequence is v2,~4,vg,~1,~3,v~,~~,~~.
3.2

Performance of Any New Sequence

For any reordered sequence we need to know how
well it will perform. This can be done by rerunning
the test on the same chips with the reordered sequence.
However, we show that it is possible to determine the
best and worst cases of the cost curve for any reordered
sequence without rerunning the test. First we need an

algorithm to determine the high and low bound sets of
vectors for any sequence.
Suppose (vil, viz, . .. . vi,,, ) is the new sequence where
ij indicates the original position of the j-th vector. For
vector Vij, virc with j < k, if ij < ik, vi, comes before
vector vik in the original sequence, therefore, Si, $ Hij
since ?Jik is applied after vi, in both sequence. We
indicate this by saying there is no swap event between
vij and vik.
If ij > ik we know vector vik was applied originally
before vij but in the new sequence it is applied after
vij, therefore Vij can potentially detect failures of ‘uik.
Hence, Si, E Hij and the lower bound set Li, is set
to 4 since potentially vector vik may not detect any
failure in the new sequence. In this case we say there
is a swap event between vi, and vi,, .
1. Initialization:
for t = 1 to M do

BEGIN

its original failure set, i.e. vector vi, detects and only
detects the chips in Si,.
One natural question is, if we do a sort of the vectors based on the incremental failures of the original
test sequence, how would the new sequence perform?
First, as already indicated, the sort sequence may differ from the swap sequence. Second, in the worst case,
each vector in the new sequence detects its original chip
set, therefore the sequence based on sorting will have
the best performance in the worst case over all other
sequences.
Following the previous example, the sequence for
S0I-t
iS ~2,~5,~4,~1,v3,‘u8,v~,~~.
Now, in the best CaSe,
212detects f(H1) = ISi) + IS2 I failures. Similarly, 215
will detect all failures in S’s, S4, and Ss; ~4, vi, and vg
will not detect any failures as their high bound sets are
already covered by the earlier test vectors; ‘us will detect all failures in SC, ST, and Ss; v7 and 216will again
not detect any failures. In the worst case the failure
sets are given simply by the Si corresponding to each
Vi.

Ht = {Sit> ;

END
2. The high bound:
for j = 1 to &r - 1 do on the new sequence

BEGIN
for k = J’ + 1 to &! do on the new sequence
BEGIN
if ( ij > il, )
Hj = Hj U {Si,};
Lk =$;

END
END
Figure 3. Algorithm
to determine high and
low bound sets of an arbitrarily reordered sequence
The algorithm, given in Figure 3 first initializes the
high bound set of each vector in the new sequence with
the Si’s in the original sequence, then it examines each
vector vi, with all the following vectors vik with k > j.
Only in case there is a swap event, i.e. ij > ik, we set
Hj = Hj U Si, and Li, = 4.
Once we have the high and low bound for each
vector, the performance of the new sequence in the
best case can be derived by checking the high bound
set of the vectors, i.e. each S, is assigned to be detected by the kth vector of the new sequence where
k = min({tlS,
E Ht}).
Similarly, for the performance
in worst case, each S, is assigned to be detected by the
jth vector where j = maz( {t IS, E Ht }). For the worst
case, it can be readily seen that each vector detects
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Figure
sorted
mance
worst

4. For the SEMATECH test data the
sequence shows much better petforthan the original sequence even in the
case.

With Equation 1, the test efficiency in the best and
worst cases can then be computed for any new sequences. We derived new swap and sort sequences for
the SEMATECH scan-test data [7]. The efficiency of
the original test is 88.8%. For the swap algorithm,
98.8% 5 E(swap) 5 99.3%, which is an 11.3% to 11.8%
increase in efficiency. Similarly, for the sort algorithm,
98.9% < E(sort)
2 99.9%, i.e., an 11.4% to 12.5% increase over the original sequence. It can be seen that
the sort sequence is slightly better than the Swap se-

quence in the worst case. The best case for the sort
algorithm, however, might be too optimistic unless the
faults are highly-clustered (see Section 4). Figure 4
shows the performance of the sort sequence in the best
and worst cases for SEMATECH scan-test data.
The results establish upper and lower bounds for
the cost curve. The actual curve for any sequence
is expected to lie between these two bounds. However, the SEMATECH data does not provide enough
information to compute the actual curve for an arbitrarily reordered sequence. Hence a simulation study,
described in the next section, was conducted to understand the factors that determine the placement of the
actual curve with respect to the best and worst cases.

4

A Simulation

Study

The simulation was based on a scan version of the
benchmark circuit ~38417. Atalanta [4] is used as the
ATPG tool and Hope [5] is used as the fault simulator.
This scan version circuit contains 31180 single stuck-at
faults, and 165 faults are aborted. As defect level is
not an issue here we ignore the aborted faults. Atalanta generated 1210 deterministic vectors for the nonaborted faults. This sequence of vectors is hereafter
referred to as the original sequence.
The elements of interest in the simulation include
the deterministic vectors, chips, defects that may happen on a chip, and faults caused by the defects. As the
defects cannot be known exactly, we simply assume a
large number (5 times the number of faults) for them.
The overall setup of the simulation is as follows. For
each chip, we determine if it is defective by a Bernoulli
trial according to the yield. If it is defective, the number of defects occurring on it is determined according
to a negative binomial distribution and this number of
defects are randomly selected to occur on this chip. A
predetermined relationship between faults and defects
is established by assuming a Poisson distribution, with
mean c, for the number of faults caused by a defect [9].
Finally, by fault simulation we determine whether or
not a defective chip is detected by a vector. Further
details of the simulation process are being omitted because of space limitations.

0

2M)

400

600
kCt0,

800

1000

1200

Figure 5. Simulation results for low clustering
(top, c = 2.8) and high clustering (bottom, c =
20) of faults. Actual cost curves for the sort
sequence are well above the original curve in
the worst case, and may approach the curve
in the best case in high fault clustering case.

4.1 Simulation Results

and defect covcrages show significant improvement over
the original sequence as shown in Figure 6 and Figure 7.
In the high fault clustering case, the improvement of
dcfcct coverage is even higher (the figure is omitted
due to space limitations). This confirms our analysis at
the beginning of Section 3 that the reordered sequence
would have sharper defect coverage increase.

Simulations were done to compare the performance
of the sort sequence vs. the original sequence for two
cases of fault clustering: high (c = 20) and low (c =
2.8). The results show (Figure 5) that the actual curves
are well above the worst case in both the cases and well
below the best case for low fault clustering. Both fault

Based on the above discussion, a test optimization
procedure is proposed: (1) Chips are tested with the
original test order derived from the test generator. (2)
After G chips have been tested, the test vectors arc
sorted according to the number of their chip failures.
And the new order are applied to the next G chips.
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Figure 6. Simulation results: improvement
of
the fault coverage curve for the sort sequence
(c = 2.8).

5

Conclusion

WC analyzed test-vector reordering as a way to
reduce the test cost and established the best and
worst case performance obtainable by a reordered test
sequence.
Test efficiency was defined as a yieldindependent measure of performance under reordering.
For the SEMATECH scan tests, it was shown that the
test efficiency could be improved by at least 10% by
reordering. While the results are shown for scan tests,
they apply equally to non-scan circuits as long as independent test sub-sequences are considered for reordering.
Acknowledgment:
The authors wish to thank Mr.
Phil Nigh of IBM, Burlington, Vermont, for providing
the SEMATECH data.
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